


100V N+P-Channel Enhancement Mode MOSFET
Description

The AP8G06NF uses advanced trench technology to provide excellent $R_{DS(ON)}$, low gate charge and operation with gate voltages as low as 4.5V. This device is suitable for use as a Battery protection or in other Switching application.



General Features

$V_{DS} = 100V$ $I_D = 8A$

$R_{DS(ON)} < 75m\Omega$ @ $V_{GS}=10V$

$V_{DS} = -100V$ $I_D = -6.5A$


$R_{DS(ON)} < 210m\Omega$ @ $V_{GS}=10V$


Application

Battery protection

Load switch

Uninterruptible power supply


Package Marking and Ordering Information

Product ID	Pack	Marking	Qty(PCS)
AP8G10NF	PDFN5*6-8L	AP8G10NF XXX YYYY	5000

Absolute Maximum Ratings at $T_j=25^\circ C$ unless otherwise noted

Parameter	Symbol	N-Channel	P- Channel	Unit
Drain source voltage	V_{DS}	100	-100V	V
Gate source voltage	V_{GS}	± 20	± 20	V
Continuous drain current ¹⁾ , $T_c=25^\circ C$	I_D	8	-6.5	A
Pulsed drain current ²⁾ , $T_c=25^\circ C$	I_D , pulse	45	-40	A
Power dissipation ³⁾ , $T_c=25^\circ C$	P_D	17	54	W
Single pulsed avalanche energy ⁴⁾	EAS	4.2	38	mJ
Operation and storage temperature	T_{stg} , T_j	-55 to 150		°C
Thermal resistance, junction-case	$R_{\theta JC}$	7.4	2.3	°C/W
Thermal resistance, junction-ambient ⁵⁾	$R_{\theta JA}$	62	62	°C/W



100V N+P-Channel Enhancement Mode MOSFET
N-Electrical Characteristics at $T_j=25\text{ }^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Test condition	Min.	Typ.	Max.	Unit
BVDSS	Drain-source breakdown voltage	$V_{GS}=0\text{ V}$, $I_D=250\text{ }\mu\text{A}$	100			V
VGS(th)	Gate threshold voltage	$V_{DS}=V_{GS}$, $I_D=250\text{ }\mu\text{A}$	1.0	1.7	3.0	V
RDS(ON)	Drain-source on-state resistance	$V_{GS}=10\text{ V}$, $I_D=5\text{ A}$		55	75	$\text{m}\Omega$
RDS(ON)	Drain-source on-state resistance	$V_{GS}=4.5\text{ V}$, $I_D=3\text{ A}$		112	300	$\text{m}\Omega$
IGSS	Gate-source leakage current	$V_{GS}=\pm 20\text{ V}$			± 100	nA
IDSS	Drain-source leakage current	$V_{DS}=100\text{ V}$, $V_{GS}=0\text{ V}$			200	nA
Ciss	Input capacitance	$V_{GS}=0\text{ V}$, $V_{DS}=50\text{ V}$, $f=1\text{ MHz}$		429.4		pF
Coss	Output capacitance			58.3		pF
Crss	Reverse transfer capacitance			2.9		pF
td(on)	Turn-on delay time	$V_{GS}=10\text{ V}$, $V_{DS}=50\text{ V}$, $R_G=2\text{ }\Omega$, $I_D=5\text{ A}$		15.6		ns
t _r	Rise time			4.2		ns
td(off)	Turn-off delay time			26.8		ns
t _f	Fall time			3.6		ns
Q _g	Total gate charge	$I_D=5\text{ A}$, $V_{DS}=50\text{ V}$, $V_{GS}=10\text{ V}$		7.6		nC
Q _{gs}	Gate-source charge			1.4		nC
Qgd	Gate-drain charge			2.4		nC
Vplateau	Gate plateau voltage			4.5		V
I _s	Diode forward current	V _{GS} <V _{th}			15	A
ISP	Pulsed source current				45	A
VSD	Diode forward voltage	I _s =7 A, $V_{GS}=0\text{ V}$			1.3	V
trr	Reverse recovery time	I _s =5 A, di/dt=100 A/ μ s		36.1		ns
Q _{rr}	Reverse recovery charge			50.4		nC
Irrm	Peak reverse recovery current			2.6		A

Note

1. Calculated continuous current based on maximum allowable junction temperature.
2. Repetitive rating; pulse width limited by max. junction temperature.
3. Pd is based on max. junction temperature, using junction-case thermal resistance.
4. $V_{DD}=50\text{ V}$, $R_G=50\text{ }\Omega$, $L=0.3\text{ mH}$, starting $T_j=25\text{ }^\circ\text{C}$.
5. The value of $R_{\theta JA}$ is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $T_a=25\text{ }^\circ\text{C}$.

100V N+P-Channel Enhancement Mode MOSFET
P-Electrical Characteristics at $T_j=25\text{ }^\circ\text{C}$ unless otherwise specified

Symbol	Parameter	Conditions	Min.	Typ.	Max.	Units
V(BR)DSS	Drain-to-Source breakdown voltage	$V_{GS} = 0\text{V}, I_D = -250\mu\text{A}$	-100	—	—	V
$R_{DS(on)}$	Static Drain-to-Source on-resistance	$V_{GS}=-10\text{V}, I_D = -5\text{A}$	—	170	210	$\text{m}\Omega$
		$V_{GS}=-4.5\text{V}, I_D = -2\text{A}$	—	190	230	
VGS(th)	Gate threshold voltage	$V_{DS} = V_{GS}, I_D = -250\mu\text{A}$	-1	—	-3	V
IDSS	Drain-to-Source leakage current	$V_{DS} = -100\text{V}, V_{GS} = 0\text{V}$	—	—	-1	μA
IGSS	Gate-to-Source forward leakage	$V_{GS} = 30\text{V}$	—	—	100	nA
		$V_{GS} = -30\text{V}$	—	—	-100	
Q_g	Total gate charge	$I_D = -5\text{A}, V_{DS} = -80\text{V}, V_{GS} = -10\text{V}$	—	20	—	nC
Q_{gs}	Gate-to-Source charge		—	3.5	—	
Q_{gd}	Gate-to-Drain("Miller") charge		—	4.6	—	
$t_{d(on)}$	Turn-on delay time	$V_{GS} = -10\text{V}, V_{DS} = -50\text{V}, R_{GEN} = 25\Omega, I_D = -5\text{A}$	—	18	—	ns
t_r	Rise time		—	8	—	
$t_{d(off)}$	Turn-Off delay time		—	100	—	
t_f	Fall time		—	30	—	
C_{iss}	Input capacitance	$V_{GS} = 0\text{V}, V_{DS} = -25\text{V}, f = 1\text{MHz}$	—	1419	—	pF
C_{oss}	Output capacitance		—	89	—	
C_{rss}	Reverse transfer capacitance		—	45	—	
I_s	Continuous Source Current (Body Diode)	MOSFET symbol showing the integral reverse p-n junction diode.	—	—	-10	A
ISM	Pulsed Source Current (Body Diode)		—	—	-20	A
V_{SD}	Diode Forward Voltage	$I_s = -1\text{A}, V_{GS} = 0\text{V}$	—	—	-1.2	V
t_{rr}	Reverse Recovery Time	$T_J = 25^\circ\text{C}, I_F = -5\text{A}, di/dt = 100\text{A}/\mu\text{s}$	—	27	—	nS
Q_{rr}	Reverse Recovery Charge		—	24	—	nC

Notes:

- 1、Calculated continuous current based on maximum allowable junction temperature.
- 2、Repetitive rating; pulse width limited by max. junction temperature.
- 3、The power dissipation PD is based on max. junction temperature, using junction-to-case thermal resistance.
- 4、The value of R_{eJA} is measured with the device mounted on 1 in 2 FR-4 board with 2oz. Copper, in a still air environment with $TA = 25^\circ\text{C}$



N-Electrical Characteristics Diagrams




Figure 1, Typ. output characteristics




Figure 2, Typ. transfer characteristics




Figure 3, Typ. capacitances




Figure 4, Typ. gate charge




Figure 5, Drain-source breakdown voltage




Figure 6, Drain-source on-state resistance

100V N+P-Channel Enhancement Mode MOSFET




Figure 7, Threshold voltage




Figure 8, Forward characteristic of body diode




Figure 9, Drain-source on-state resistance




Figure 10, Drain current




Figure 11, Safe operation area T_C=25 °C




Figure 12, Max. transient thermal impedance

P-Electrical Characteristics Diagrams




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 RdsonDrain Current









Figure 6 Source- Drain Diode Forward


Figure 7 Capacitance vs Vds

Figure 9 Drain Current vs Case Temperature

Figure 8 Safe Operation Area

Figure 10 Power De-rating

Figure 11 Normalized Maximum Transient Thermal




APM

A Power Microelectronics

AP8G10NF

100V N+P-Channel Enhancement Mode MOSFET

Package Mechanical Data-DFN5*6-8L-JQ Double



Symbol	Common mm		
	Mim	Nom	Max
A	0.90	1.00	1.10
b	0.33	0.41	0.51
C	0.20	0.25	0.30
D1	4.80	4.90	5.00
D2	3.61	3.81	3.96
E	5.90	6.00	6.10
E1	5.66	5.76	5.83
E2	3.37	3.47	3.58
e	1.27BSC		
H	0.41	0.51	0.61
K	1.10	--	--
L	0.51	0.61	0.71
L1	0.06	0.13	0.20
M	0.50	--	--
a	0°	--	12°



Attention

1, Any and all APM Microelectronics products described or contained herein do not have specifications that can handle applications that require extremely high levels of reliability, such as life support systems, aircraft's control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your APM Microelectronics representative nearest you before using any APM Microelectronics products described or contained herein in such applications.

2, APM Microelectronics assumes no responsibility for equipment failures that result from using products at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all APM Microelectronics products described or contained herein.

3, Specifications of any and all APM Microelectronics products described or contained hereinstipulate the performance, characteristics, and functions of the described products in the independent state, and are not guarantees of the performance, characteristics, and functions of the described products as mounted in the customer's products or equipment. To verify symptoms andstates that cannot be evaluated in an independent device, the customer should always evaluate and test devices mounted in the customer's products or equipment.

4, APM Microelectronics Semiconductor CO., LTD. strives to supply high quality high reliabilityproducts. However, any and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives that could give rise to smoke or fire, or that could cause damage to other property. Whendesigning equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

5, In the event that any or all APM Microelectronics products(including technical data, services) described or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law.

6, No part of this publication may be reproduced or transmitted in any form or by any means,electronic or mechanical, including photocopying and recording, or any information storage or retrieval system, or otherwise, without the prior written permission of APM Microelectronics Semiconductor CO., LTD.

7, Information (including circuit diagrams and circuit parameters) herein is for example only; it is not guaranteed for volume production. APM Microelectronics believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

8, Any and all information described or contained herein are subject to change without notice due to product/technology improvement,etc. When designing equipment, refer to the "Delivery Specification" for the APM Microelectronics product that you Intend to use.

Edition	Date	Change
Rve1.0	2019/5/31	Initial release

Copyright Attribution“APM-Microelectronic”

10